

CETPA INFOTECH PVT. LTD.

CURRICULUM OF PSPICE

<ul style="list-style-type: none"> ➤ Introduction to PSPICE <ul style="list-style-type: none"> • Outline of PSPICE • Simulation Hierarchy • Feature • Types of SPICE <ul style="list-style-type: none"> ○ PSPICE ○ HSPICE • Need , Scope and History of PSPICE <ul style="list-style-type: none"> • Advantage of PSPICE • Installation of tool ➤ Design Structure <ul style="list-style-type: none"> • Flat Design • Hierarchical Design ➤ Introduction to the Libraries <ul style="list-style-type: none"> • Description of Libraries <ul style="list-style-type: none"> ○ abm.slb ○ analog.slb ○ breakout.slb ○ connect.slb ○ port.slb ○ source.slb • Adding of Libraries ➤ File structure of PSPICE <ul style="list-style-type: none"> • .dsn file • .obj file • .net file • .sch file • .out file ➤ Introduction to Analysis <ul style="list-style-type: none"> • Types of analysis <ul style="list-style-type: none"> ○ Bias Point Analysis ○ DC Sweep Analysis ○ AC Sweep/Noise ○ Transient/Time domain 	<ul style="list-style-type: none"> ➤ Error Messages of PSPICE <ul style="list-style-type: none"> • Analysis and solutions of Errors in PSPICE <ul style="list-style-type: none"> ○ Nodes with less than two connections ○ Unspecified component model libraries ○ Floating nodes ○ Missing model statements ➤ Description of inbuilt Components <ul style="list-style-type: none"> • Digital component descriptions • Analog component descriptions(AC/DC) ➤ Drawing of Circuits <ul style="list-style-type: none"> • Getting the parts • Placing the parts • Connecting the circuits • Changing the name of the parts • Changing the value of the parts ➤ Analysis and Simulation of Digital Logic Circuits <ul style="list-style-type: none"> • Logic Gates • Combinational Circuits <ul style="list-style-type: none"> ○ Multiplexers ○ De-Multiplexer ○ Decoders ○ Encoders ○ Comparators ○ Arithmetic and Logic operations 	<ul style="list-style-type: none"> • Sequential Circuits <ul style="list-style-type: none"> ○ Flip Flops (RS,D,JK,T) ○ Counters ○ Registers • Digital Wave form generations • Modifying digital model Parameters ➤ Explanation of Bias Point analysis <ul style="list-style-type: none"> • Examples <ul style="list-style-type: none"> ○ Filter Design ➤ Explanation of DC Sweep analysis <ul style="list-style-type: none"> • Examples <ul style="list-style-type: none"> ○ Analysis of PMOS ○ Analysis of NMOS ○ Analysis of CMOS ➤ Explanation of AC Sweep/Noise analysis <ul style="list-style-type: none"> • Examples <ul style="list-style-type: none"> ○ AC Circuit Design & analysis ➤ Explanation of Transient/Time domain analysis <ul style="list-style-type: none"> • Examples <ul style="list-style-type: none"> ○ Diode and Register ○ Logic Gates ○ Digital Design ○ Analog Design ➤ Project Work <p>Project List mentioned on – http://www.cetpainfotech.com</p>
--	---	---

HEAD OFFICE:

200 Purwavali , 2nd Floor, (Opp. Railway Ticket Agency), Railway Road , Ganeshpur , 247667, Ph.No.: 09219602769, 01332-270218 Fax - 1332 – 274960

CORPORATE OFFICE:

D-58, Sector-2, Near Red FM. Noida -201301, Uttar Pradesh

Contact Us: +91-9212172602 , 0120-4535353

BRANCH OFFICE:

401 A, 4th Floor, Lekhraj Khazana, Faizabad Road, Indira Nagar, Lucknow-220616 (U.P.) Ph. No: +91-522-6590802, +91-9258017974

BRANCH OFFICE:

105, Mohit Vihar, Near Kamla Palace, GMS Road, Dehradun-248001, UK
Contact: +91-9219602771, 0135-6006070

Toll Free- 1800-8333-999 (from any network)



Because Knowledge Matters

ISO 9001 : 2008 Certified